I can finally talk about what I did during the last year! In collaboration with @cfbolz@mastodon.social we developed a Verilog simulator called verijit based on meta-tracing just in time compilers. The results are pretty crazy: verijit is up to 100x faster than verilator for simulating processors.
You can follow us on Mastodon @verijit@mastodon.social
We have a neat mandelbrot demo below: